With the emergence of a spectrum of high-end mobile devices, many applications that formerly required desktop-level computation capability are being transferred to these devices. However, executing Deep Neural Networks (DNNs) inference is still challenging considering the high computation and storage demands, specifically, if real-time performance with high accuracy is needed. Weight pruning of DNNs is proposed, but existing schemes represent two extremes in the design space: non-structured pruning is fine-grained, accurate, but not hardware friendly; structured pruning is coarse-grained, hardware-efficient, but with higher accuracy loss.
with the rapid emergence of high-end mobile devices 1 , executing DNNs on mobile platforms gains popularity and is quickly becoming the mainstream [9, 28, 30, 43, 63] for broad applications such as sensor nodes, wireless access points, smartphones, wearable devices, video streaming, augmented reality, robotics, unmanned vehicles, smart health devices, etc. [2, 3, 29, 46, 50] .
Considering the nature of these applications, achieving real-time DNN inference is an ideal but yet a very challenging goal for mobile devices due to the limited computing resources of embedded processors. For example, consider VGG-16 [52] , one of the most important DNN models in transfer learning with broad application scenarios. For an embedded GPU (Adreno 640, with 16-bit floating-point for weights/intermediate results), it takes 242ms to perform inference using TVM [5] , and is not even supported in TensorFlow-Lite (TFLite) [10] -these are two representative mobileoriented, end-to-end DNN inference acceleration frameworks. It is clearly far from real-time execution.
To achieve the goal, it is necessary to consider algorithmlevel innovations. To this end, DNN model compression techniques, including weight pruning [8, 12, 14, 15, 19, 42, 54] and weight/activation quantization [6, 7, 13, 22, 23, 35, 37, 45, 48, 56, 65] , have been proposed and studied intensively for model storage reduction and computation acceleration. Early efforts on DNN model compression [8, 12, 14, 15, 19, 42, 54] mainly rely on iterative and heuristic methods, with limited and non-uniform model compression rates. Recently, a systematic DNN model compression framework (ADMM-NN) has been developed using the powerful mathematical optimization tool ADMM (Alternating Direction Methods of Multipliers) [4, 21, 39] , currently achieving the best performance (in terms of model compression rate under the same accuracy) on weight pruning [49, 64] and one of the best on weight quantization [35] .
Despite the high compression ratio, there is a significant gap between algorithm-level innovations and hardware-level performance optimizations for DNN inference acceleration. Specifically, the general but non-structured weight pruning (i.e., arbitrary weight can be pruned) [12, 15] can seriously affect processing throughput because the indices for the compressed weight representation prevent achieving high parallelism [19, 42, 54] . While ADMM-NN achieves higher and more reliable compression ratios, hardware implementation obstacle due to the non-structured nature still stays the same. Alternatively, the structured pruning [19, 42, 54] , e.g., filter and channel pruning, can generate more hardwarefriendly models but result in relatively higher accuracy drop. To achieve the real-time inference for representative DNNs in mobile devices, it is imperative to develop an end-to-end DNN acceleration framework that achieves both high accuracy and high hardware efficiency.
We make the key observation that the general non-structured and current structured pruning represent two extremes in the design space. In non-structured pruning, any weight can be pruned, while in structured pruning, the pruning is done for the whole filter or channel. Thus, non-structured pruning is completely fine-grained, which achieves high compression ratio but is not hardware or software optimization friendly, while structured pruning is coarse-grained, which generates hardware-efficient regular models with higher accuracy loss.
In this paper, we advance the state-of-the-art by naturally introducing a new dimension, fine-grained pruning patterns inside the coarse-grained structures, revealing a previously unknown point in design space. This new dimension allows more flexible exploration of the trade-off between accuracy and hardware efficiency. In this paradigm, the key question is how to "recover" the hardware efficiency lost due to the finegrained patterns. The unique insight of our solution is to use compiler to seamlessly close the gap between hardware efficiency of fully structured pruning and the pattern-based "semi-structured" pruning.
Specifically, we propose PatDNN, a novel end-to-end mobile DNN acceleration framework that can generate highly accurate DNN models using pattern-based pruning methods and guarantee execution efficiency with compiler optimizations. PatDNN consists of two stages: (1) pattern-based training stage, which performs kernel pattern and connectivity pruning (termed pattern-based pruning in general) with a pattern set generation and an extended ADMM solution framework. (2) execution code generation stage, which converts DNN models into computational graphs and applies multiple optimizations including: a high-level and fine-grained DNN layerwise representation, filter kernel reorder, load redundancy eliminations, and automatic parameter tuning. All design optimizations are general, and applicable to both mobile CPUs and GPUs.
In sum, this paper makes several major contributions:
• First, it proposes a novel pattern-based DNN pruning approach that achieves the benefits of both nonstructured and structured pruning while avoiding their weaknesses. • Second, it enhances the recent ADMM-NN framework [49, 61] with pattern selection capability to map a pattern to each kernel, and train non-zero weights. • Third, it identifies the compatibility of the proposed pattern-based pruning scheme with compiler code generation, and develop multiple novel compiler optimizations for compressed DNN execution. These optimization opportunities are enabled only by our patternbased design, and do not exist in any prior DNN execution frameworks.
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• Fourth, it implements an end-to-end DNN acceleration framework PatDNN on mobile platforms, compatible with modern embedded CPU and GPU architectures, achieving real-time performance on representative DNNs without accuracy loss for the first time.
We compare PatDNN with three state-of-the-art end-toend DNN frameworks on both mobile CPU and GPU, Ten-sorFlow Lite [10] , TVM [5] , and Alibaba Mobile Neural Networks [1] using three widely used DNNs, VGG-16, ResNet-50, and MobileNet-V2 and two benchmark datasets, ImageNet and CIFAR-10. Our evaluation results show that PatDNN achieves up to 44.5× speedup without any accuracy compromise. Using Adreno 640 embedded GPU, PatDNN achieves 18.9ms inference time of VGG-16 on ImageNet dataset. To the best of our knowledge, it is the first time to achieve realtime execution of such representative large-scale DNNs on mobile devices.
Background and Motivation

Layerwise Computation of DNNs
DNN models can be viewed as cascaded connections of multiple functional layers, such as convolutional (CONV), fullyconnected (FC), and pooling (POOL) layers, to extract features for classification or detection [26, 34, 62] . Take the most computation-intensive CONV layer as an example, as shown in Figure 1 , the input feature map of the k-th layer has a size of M k × N k × C k , where C k is the number of channels of the input feature map. This layer uses C k +1 CONV filters, each with a size of P k × Q k × C k . Note that the number of kernels C k in a CONV filter should match the number of channels C k in the input feature map to perform convolution. Each j-th CONV filter performs convolution with the input feature map, using a stride of S k , resulting in the j-th channel in the output feature map. Therefore, the number of channels in the output feature map equals to the number of filters C k +1 , while the size of the output feature map i.e., M k +1 and N k +1 is determined by M k , N k , P k , Q k , and S k . The CONV layer is followed by an activation layer, which performs an activation operation, typically ReLU, on the output feature map. Besides the functional layers in DNNs, batch normalization becomes an essential operation to increase the stability of Table 1 . DNN acceleration frameworks on mobile devices.
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DNN training by overcoming the gradient vanishing issue [25] .
Mobile Acceleration of DNNs
In recent years, there have been intensive efforts on DNN inference acceleration frameworks targeting mobile devices, include DeepX [28] , TFLite [10] , DeepEar [31] , TVM [5] , Alibaba Mobile Neural Network (MNN) [1] , DeepCache [57] , DeepMon [24] , DeepSense [60] , and MCDNN [16] . Most of these prior works do not fully utilize model compression techniques. Other efforts that explore model sparsity and model compression to accelerate the DNN execution include Liu et al. [38] , DeftNN [20] , SCNN [44] , AdaDeep [40] . However, they either do not target mobile platforms, or require new hardware, or trade off compression rate and accuracy, introducing various drawbacks compared to our work. Table 1 compares the major optimization techniques offered by three state-of-the-art, end-to-end DNN inference frameworks (TFLite [10] , TVM [5] , and MNN [1] ). We do not include other efforts, e.g., DeepCache [57] and DeepMon [24] , since they mainly focus on specific DNN applications rather than general DNNs. In this work, our goal is to find the most appropriate weight pruning scheme for mobile DNN acceleration and the corresponding full-stack acceleration framework. We utilize 16-bit floating point representation on GPU for both weights and intermediate results which is supported in mobile devices and shown to incur no accuracy loss for DNNs in the s.
DNN Model Compression and Challenges
DNN model compression has been proposed for simultaneously reducing the storage/computation and accelerating inference with minor classification accuracy (or prediction quality) loss. Model compression is performed during DNN training. Two important categories of DNN model compression techniques are weight pruning [8, 12, 15, 19, 42, 54] and weight quantization [6, 22, 35, 37, 45, 48, 56, 65] .
Weight pruning reduces the redundancy in the number of weights. As shown in Figure 2 , two main approaches of weight pruning are (1) the general and non-structured pruning; and (2) structured pruning, which produces irregular and regular compressed DNN models. Non-Structured Pruning: In this method, arbitrary weight can be pruned. It can result in a high pruning rate, i.e., reduction in the number of weights, which can reduce the actual computation. For compiler and code optimization, non-structured pruning incurs several challenges due to the irregularity in computation and memory access. First, the irregular and sparse kernel weights require heavy controlflow instructions, which degrade instruction-level parallelism. Second, it introduces thread divergence and load imbalance due to the fact that kernels in different filters have divergent workloads and they are usually processed by multiple threads -a key concern for efficient thread-level parallelism. Third, it usually incurs low memory performance due to poor data locality and cache performance. More importantly, it prohibits advanced memory optimizations such as eliminating redundant loads that widely exist in convolution operations. Similarly, for hardware acceleration, since the pruned models are stored in some sparse matrix format with indices, they often lead to performance degradation in GPU and CPU implementations [8, 12, 15] .
Structured Pruning: This method can produce regular, but smaller weight matrices. Figure 2 (b) illustrates the representative structured pruning schemes: filter pruning and channel pruning [54] . Filter and channel pruning can be considered as equivalent in that pruning a filter in the k-th layer is equivalent to pruning the corresponding channel in the (k + 1)-th layer. Filter/channel pruning is compatible with Winograd algorithm [32, 55] that has been used to accelerate computation of the original DNNs. Due to the regular structure, the GPU/CPU implementations typically lead to more significant acceleration [19, 42, 54] . However, the structured pruning suffers from notable accuracy loss [19, 54] .
ADMM-based DNN Model Compression
Framework Recent work ADMM-NN [49, 61] leverages Alternating Direction Methods of Multipliers (ADMM) method for joint DNN weight pruning and quantization. ADMM is a powerful tool for optimization, by decomposing an original problem into two subproblems that can be solved separately and efficiently. For example, considering optimization problem min x f (x) + д(x). In ADMM, this problem is decomposed into two subproblems on x and z (auxiliary variable), which will be solved iteratively until convergence. The first subproblem derives x given z: min x f (x) + q 1 (x|z). The second subproblem derives z given x: min z д(z) + q 2 (z|x). Both q 1 and q 2 are quadratic functions.
As a unique property, ADMM can effectively deal with a subset of combinatorial constraints and yield optimal (or at least high quality) solutions [21, 39] . Luckily, the necessary constraints in the DNN weight pruning and quantization belong to this subset of combinatorial constraints, making ADMM applicable to DNN model compression.
Due to the unprecedented results on accuracy and pruning rate, ADMM-NN [49] is considered as the state-of-art results for non-structured weight pruning and one of stateof-art methods for weight quantization. For non-structured pruning, ADMM-NN achieves 167×, 24×, and 7× weight reductions on LeNet-5, AlexNet, and ResNet-50 models, respectively, without accuracy loss. However, the framework only focuses on non-structured weight pruning, in which the pruning rate does not directly translate to performance improvements.
ADMM-NN can be extended to perform structured pruning, i.e., filter/channel pruning, and our results show that it leads to 1.0% Top-5 accuracy degradation with 3.8× weight reduction on VGG-16 CONV layers using ImageNet dataset. Although better than prior work (1.7% in [19] and 1.4% in AMC [18] ), this accuracy loss is not negligible for many applications.
Motivation
Based on the discussion of prior work on weight pruning, we rethink the design space and observe that non-structured and structured represent two extremes in the design space. In non-structured pruning, any weight can be pruned, we consider it as a fine-grained method; in structured pruning, the weights of whole filter or channel are pruned together, we consider it as a coarse-grained method. Correspondingly, the two methods have different implication on hardware acceleration and software optimization: non-structured pruning is not hardware or software optimization friendly, so the higher pruning ratio cannot fully translate to performance gain, while structured pruning incurs higher accuracy loss.
The motivation of our study is to seek an approach that can offer the best of both methods. To achieve that, we naturally introduce a new dimension, fine-grained pruning patterns inside the coarse-grained structures, revealing a previously unknown point in design space. With the higher accuracy enabled by fine-grained pruning pattern, the key question is how to re-gain similar hardware efficiency as coarse-gained structured pruning. We take a unique approach and leverage compiler optimizations to close the performance gap between full structured pruning and pattern-based "semistructured" pruning. 3 Overview of PatDNN
Pattern-based Pruning
In pattern-based pruning, the key consideration is how to design and select the patterns. To achieve high accuracy and execution efficiency, we need to design the patterns considering the implication for theory and algorithm, compiler optimization, and hardware execution. Good patterns should have two key properties: flexibility and regularity. The Flexibility is not only desirable at theory and algorithm level but also enables efficient compiler code generation. Specifically, it allows compilers to maximize or maintain both instruction-level and thread-level parallelism. The regularity not only results in highly efficient hardware execution but also enables efficient compiler optimizations such as redundant load elimination to further improve performance. Compared to irregular structures, recent works also show from theory and algorithm level that high accuracy or function approximation capability can be achieved at the same time with certain regularity. Given these two key properties, we propose two pattern-based pruning techniques: kernel pattern pruning and connectivity pruning.
Kernel Pattern Pruning is illustrated in Figure 3 . For each kernel (in a CONV filter), a fixed number of weights are pruned, and the remaining weights (white cells) form specific "kernel patterns". We define the example in Figure  3 as 4-entry pattern pruning, since every kernel reserves 4 non-zero weights out of the original 3 × 3 kernel (the most commonly used kernel). The same approach is also applicable to other kernel sizes and the FC layer. For each kernel, it possesses flexibility in choosing among a number of pre-defined patterns.
At theory and algorithm level, it is shown in [33, 36] that the desirable kernel shape has certain patterns to match the connection structure in human visual systems, instead of a square shape. The selection of appropriate pattern for each kernel can be naturally done by extending ADMM-based framework. In Section 4.3, we achieve accuracy enhancement in all representative DNNs in our testing. At compiler level, the pre-defined pattern allows compiler to re-order and generate codes at filter and kernel level so that kernels with the same pattern can be grouped for consecutive executions to maximize instruction-level parallelism. At hardware level, the 4-entry patterns are extremely friendly to the SIMD architecture in embedded processors based on either GPUs or CPUs. Note that our approach is general and can be applied to any pre-defined patterns, not just the 4-entry considered in the paper. Connectivity Pruning is illustrated in Figure 4 . The key insight is to cut the connections between certain input and output channels, which is equivalent to removal of corresponding kernels. In CONV layers, the correlation between input channel i and output channel j is represented by the ith kernel of filter j. This method is proposed for overcoming the limited weight pruning rate by kernel pattern pruning.
At theory and algorithm levels, connectivity pruning matches the desirability of locality in layerwise computations inspired by human visual systems [58, 59] . It is more flexible than the prior filter/channel pruning schemes that remove whole filters/channels, thereby achieving higher accuracy. At compiler and hardware level, removed kernels and associated computations can be grouped by compiler using the re-ordering capability without affecting the other computations, thereby maintaining parallelism degree.
Overview of PatDNN Acceleration Framework
Based on the above discussions, we propose PatDNN, a novel end-to-end mobile DNN acceleration framework that can generate highly accurate DNN models using pattern-based pruning methods and guarantee execution efficiency with compiler optimizations. Compared to recent prior works [18, 19, 49, 54] , PatDNN uniquely enables cross-layer vertical integration, making it desirable across theory/algorithm, compiler and hardware. Allowing compilers to treat pruned 
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Pattern-based pruning Figure 5 . Overview of PatDNN acceleration framework. kernels as special patterns, our approach not only achieves high pruning rate with high accuracy, but also effectively converts into performance improvements than to hardware friendly properties.
As shown in Table 2 , PatDNN can achieve the benefits of both non-structured and structured pruning. The key enabler to achieving this goal is to leverage compiler to maintain the efficiency of structured pruning based on kernel pattern and connectivity pruning. Our approach is an excellent example of hardware and software co-design, which can be compared to an intuitive analogy: the multi-level cache memory hierarchy provides sufficient hardware supports to hide memory access latency and explore locality, but compiler and software optimizations are still needed to fully realize effective cache management policy. Figure 5 shows the overview of PatDNN which consists of two stages: (1) pattern-based training stage (Section 4), which performs kernel pattern and connectivity pruning with an extended ADMM solution framework. (2) execution code generation stage (Section 5), which performs multiple effective optimizations based on the patterns. Similar to TVM [5] , PatDNN converts DNN models into computational graphs and applies multiple graph-based optimizations. Based on these optimizations, we focus on layerwise design and optimization including a high-level and fine-grained DNN layerwise representation (LR), filter kernel reorder, load redundancy eliminations, and automatic parameter tuning. All of these designs and optimizations are general, and applicable to both mobile CPUs and GPUs. The second stage generates optimized execution codes as well as DNN models with weights stored in a novel compact format.
PatDNN Training w/ Pattern-based Pruning
This section describes the methods to generate compressed DNN models for PatDNN. The procedure is composed of two steps: (1) we design a set of desired patterns to be selected for each kernel; (2) assign a pattern for each kernel (kernel pattern pruning) or prune the whole kernel (connectivity pruning), and train the pattern-based weights for maintaining accuracy. The overall flow is shown in Figure 6 . Essentially, it reflects the algorithm aspects of PatDNN. Our method can be applied to either a pre-trained DNN or train a model from scratch.
Designing the Pattern Set
We need to determine the number of patterns, and design each specific candidate pattern in the pattern set. The number of patterns is an important hyperparameter that should be carefully considered. If it is too large, it is more challenging to generate efficient codes, thereby affecting performance; if it is too small, the lack of flexibility may lead to accuracy degradation. Through empirical study, we validate that 6-8 patterns in the set achieves as a desirable tradeoff for the most common 3 × 3 kernel-ensuring low compiler overhead while maintaining high accuracy.
When the number of patterns is determined and 4-entry patterns are utilized, the compiler optimization and hardware efficiency are oblivious to the specific pattern shapes. However, the specific patterns to use need to be carefully optimized to maintain high accuracy after kernel pattern pruning. The key insights of pattern design are: (1) both theory and empirical studies [58, 59] show that the central weight in a 3 × 3 kernel is critical and shall not be pruned; and (2) it is desirable that the distortion is small for each kernel before and after kernel pattern pruning. Hence, we propose the following heuristic. First, for the pre-trained DNN, we scan all the kernels, and for each kernel, we find the four weights with largest magnitudes (including the central weight). These four weights form a 4-entry pattern, called the natural pattern of the kernel. According to the definition of natural patterns, there are a total of 8 3 = 56 number of possible patterns. Suppose we aim at k different patterns in the candidate set. We count and select the Top-k most commonly appeared natural patterns across all kernels in the DNN, thereby forming the pattern candidate set (to select from in the subsequent step).
Our study on pattern number and pattern style selection is consistent with the pattern pruning theory work that is proposed in [41] . Different from pattern theory derivation in [41] , our approach focuses on system-level design and compiler optimization of the pattern-based acceleration framework.
Kernel Pattern and Connectivity Pruning Algorithm
Problem Formulation: Consider an N -layer DNN, and we focus on the most computationally intensive CONV layers. The weights and biases of layer k are respectively denoted by W k and b k , and the loss function of DNN is denoted by [64] for more details. In our discussion, {W k } N k=1 and {b k } N k =1 respectively characterize the collection of weights and biases from layer 1 to layer N . Then the pattern and connectivity pruning is formulated as an optimization problem:
The collection of weights in the k-th CONV layer forms a four-dimensional tensor, i.e.,
are respectively the height of kernel, the width of kernel, the number of kernels, and the number of filters, in layer k. Suppose X denotes the weight tensor in a specific layer, then (X) :,:,a,b denotes a specific kernel.
In kernel pattern pruning, the constraint in the k-th CONV layer is W k ∈ S k := {X | each kernel in X needs to satisfy one specific pattern shape in the pattern set (and non-zero weight values can be arbitrary)}. In connectivity pruning, the constraint in the k-th CONV layer is W k ∈ S ′ k := {X | the number of nonzero kernels in X is less than or equal to α k } (α k is a predetermined hyperparameter with more discussions later). Both constraints need to be simultaneously satisfied.
Extended ADMM-based Solution Framework: The constraint W k ∈ S k in problem (1) is different from the clusteringlike constraints in ADMM-NN [49] , in that it is flexible to select a pattern for each kernel from the pattern set. As long as a pattern is assigned for each kernel, constraints in problem (1) become clustering-like and ADMM compatible. Similar to ADMM-NN [49] , the ADMM-based solution is an iterative process, starting from a pre-trained DNN model. We assign an appropriate pattern for each kernel based on the L 2 -norm metric in each iteration, to achieve higher flexibility.
By incorporating auxiliary variables Z k 's and Y k 's, and dual variables U k 's and V k 's, we decompose (1) into three subproblems, and iteratively solve until convergence. In iteration l, after assigning patterns we solve the first subproblem
The first term is the loss function of the DNN, while the other quadratic terms are convex. As a result, this subproblem can be solved by stochastic gradient descent (e.g., the ADAM algorithm [27] ) similar to training the original DNN. The solution {W k } of subproblem 1 is denoted by {W l +1 k }. Then we aim to derive {Z l +1 k } and {Y l +1 k } in subproblems 2 and 3. These subproblems have the same form as those in ADMM-NN [49] . Thanks to the characteristics in combinatorial constraints, the optimal, analytical solution of the two subproblems are Euclidean projections, and are polynomial time solvable. For example, for connectivity pruning, the projection is: keeping α k kernels with largest L 2 norms and setting the rest of kernels to zero. For kernel pattern pruning it is similar. Finally, we update dual variables U k and V k according to the ADMM rule [4] and thereby complete the l-th iteration in the ADMM-based solution.
The hyperparameter determination process is relatively straightforward for joint pattern and connectivity pruning. There is no additional hyperparameters for kernel pattern pruning when the pattern set has been developed. For connectivity pruning we need to determine the pruning rate α k for each layer. In this paper, we adopt a heuristic method of uniform pruning rate for all layers except for the first layer (which is smaller, yet more sensitive to pruning).
Accuracy Validation and Analysis
We validate the accuracy of ADMM-based joint kernel pattern and connectivity pruning, based on ImageNet ILSVRC-2012 and CIFAR-10 datasets, using VGG-16 [52] , ResNet-50 [17] , and MobileNet-V2 [51] DNN models. Our implementations are based on PyTorch, and the baseline accuracy results are in many cases higher than prior work, which reflects the recent progress in DNN training. With a pre-trained DNN model, we limit the number of epochs in kernel pattern and connectivity pruning to 120, similar to the original DNN training in PyTorch and much lower than iterative pruning [15] . Table 3 illustrates the Top-5 accuracy comparison on kernel pattern pruning only, applied on the CONV layers of VGG-16 and ResNet-50 using ImageNet dataset. The baseline is the original DNN without patterns, and we demonstrate the accuracy results with 6, 8, and 12 patterns (all 4-entry patterns) in the pattern set. Our first observation is that the accuracy will improve when the number of candidate patterns is sufficient -typically 4 -8 patterns are sufficient. This is attributed to the compatibility of kernel pattern pruning with human visual system and the ability to eliminate overfitting (compared with square kernel shape). This observation has been also validated for other types of DNNs and data sets (e.g., CIFAR-10). Table 4 illustrates the Top-5 accuracy comparison on joint kernel pattern pruning (8 patterns in the set) and connectivity pruning, on VGG-16 and ResNet-50 using ImageNet dataset. For VGG-16, all kernels are 3 × 3. After applying 4-entry patterns on all kernels and 3.6× uniform connectivity pruning, we achieve around 8× weight reduction on CONV layers of VGG-16. For ResNet-50, a portion of kernels are 1 × 1 besides the majority of 3 × 3 kernels. We apply kernel pattern pruning on all 3 × 3 ones, and apply uniform 3.6× connectivity pruning on all kernels. We achieve 4.4× weight reduction on CONV layers. One can observe from the table that (1) no Top-5 accuracy drop with this setup; (2) under the same accuracy, the weight reduction rate is close to ADMMbased (and outperforms prior heuristic based) non-structured pruning on CONV layers.
For the CIFAR-10 dataset, we observe consistent accuracy improvements with 8 patterns on 3×3 kernels and 3.6× connectivity pruning, with results shown in Section 6.
PatDNN Inference Code Optimization
For DNN models with kernel pattern and connectivity pruning, PatDNN ensures hardware execution efficiency of DNN inference with optimized compiler and code generation. As aforementioned, compiler optimizations play the key role in "recovering" the performance loss due to the fine-grained pattern-based pruning compared to fully structured pruning. This stage includes two-levels of optimizations: (1) optimizations on computational graphs that explore the potential opportunities among multiple DNN layers; and (2) optimizations within each layer. PatDNN adopts an enhanced TVM [5] -like approach together with other innovations from the latest efforts in this direction (e.g., Tensor Comprehensions [53] ) to implement the former (with major optimizations summarized in Table 1 ). Due to space limit, we do not elaborate each as they are not the main research contribution and not specific to DNN execution optimization leveraging pattern-based pruning.
This section focuses on PatDNN's layerwise optimizations based on kernel pattern and connectivity pruning that are specifically designed to address the challenges in DNN acceleration with non-structured weight pruning, i.e., heavy control-flow instructions, thread divergence and load imbalance, and poor memory performance. These optimizations are general, and applicable to both mobile CPUs and GPUs. Our framework can generate both optimized CPU (vectorized C++) code and GPU (OpenCL) code. Figure 7 illustrates PatDNN's compiler-based optimization and code generation flow with a CONV layer example.
Compiler-based PatDNN Inference Framework
Layerwise Representation: The key feature of PatDNN is its sparsity-and pruning-aware design. To support it, PatDNN proposes a high-level fine-grained Layerwise Representation (LR) to capture the sparsity information. This LR includes intensive DNN layer specific information to enable aggressive layerwise optimizations. In particular, it includes detailed kernel pattern and connectivity-related information, e.g., the pattern types presented in this layer, the pattern order in each filter, the connection between kernels and input/output channels, etc.; and tuning-decided parameters, e.g., the input and output tile sizes, unrolling factors,the loop permutation of this layer, etc.
PatDNN extracts the pattern/connectivity information from DNN models with computational graph optimizations, and determines the tuning-related parameters by the autotuning. This LR is used for PatDNN's following optimizations: (1) filter kernel reordering, which operates on kernel pattern and connectivity-related information, i.e., specifically the compressed weight storage structure; and (2) load redundancy elimination, which requires each kernel's pattern, the connectivity between kernels and input/output channels, and the exact input/output tile size and unroll factor. After for oc = 0 to tile_oc step unroll_oc: for oh = 0 to tile_oh step unroll_h:
for ow = 0 to tile_ow step unroll_w: for ic = stride[0] to stride [1] 
+ Reorder
for oc = 0 to tile_oc step 1: for oh = 0 to tile_oh step 1: for ow = 0 to tile_ow step 1: for ic = stride[0] to stride [1] these optimizations, high-level LR can generate compressed model and associated optimized model execution code by using the pattern-related information and other basic layer information extracted from DNN models, (e.g., the kernel size, computation stride, computation dilation, etc). Figure 7 shows the optimization flow and two sample code skeletons (+Reorder and +LRE) for these two optimizations, respectively. Figure 8 shows a simplified LR example for a CONV layer (with 2-D kernels). This LR will generate execution code for CPU (device). Two types of kernel patterns ( [1, 2] ) present in this layer (patterns) and the filter kernels' pattern layout is specified by our FKW compressed weight storage format (clarified in Section 5.3 in detail) 2 . Its computation loop permutation is cohwci_b, i.e., in the order of output channel, output height, output width, and input channel, with blocking and unrolling. Their blocking sizes are specified in tile. Their unrolling factors are specified in unroll. Figure 7 (+Reorder) also shows the execution code generated from this LR, in which the outer loops iterating on all tiles are omitted. The inner-most iteration processes kernels in each filter in the order of their pattern types, i.e., all kernels with pattern 1 in each filter will be processed at first, then kernels with pattern 2. This code optimization does Figure 9 . An example of filter kernel reorder. not require any loop control-flows. This is guaranteed by our filter kernel reorder that is introduced in Section 5.2 in details.
Filter Kernel Reorder (FKR)
Kernel pattern and connectivity pruning offer better opportunities to address the performance challenges in nonstructured pruning thanks to its better regularity. Specifically, Filter kernel reorder (FKR) is designed to address two key challenges, i.e., heavy control-flow instructions, and thread divergence and load imbalance. Our basic insight is: for a specific DNN layer, the patterns of all kernels are already known after model training, so the inference computation pattern is also known before model deployment. FKR leverages this knowledge to organize the filters with similar kernels together to improve inter-thread parallelization and order the same kernels in a filter together to improve intra-thread parallelization. Figure 9 explains FKR with a simplified example. Here, a matrix represents a CONV layer of DNN and each cell is a kernel with pattern type denoted by the number on it. Empty kernels are the ones pruned by connectivity pruning. The kernels in the same row belong to the same filter, and are marked with the same color. Before the reorder, kernels with different patterns are distributed in this DNN layer. When performing the convolution operation directly, the execution code will contain many branches (as the +No-opt code in Figure 7 ) that incur significant instruction pipeline stalls and thread divergences, hurting both instruction-and thread-level parallelism. According to our experimental results in Section 6, this vresults in sub-optimal performance.
FKR is composed of two steps: filter reorder and kernel reorder. The filter reorder organizes similar filters next to each other and the kernel reorder groups kernels with identical patterns in each filter together. Particularly, the filter similarity used in filter reorder is decided by two factors: first, the number of non-empty kernels in each filter (i.e., the length of each filter); and second, for filters with the same length, the number of kernels at identical positions with identical pattern IDs when the kernels in each filter are ordered according to these IDs.
After the reorder, the filters with the same length are grouped together, and in each group, the filters with the highest degree of similarity are ordered next to each other. The code +Reorder in figure 7 is for the execution of this reordered layer. This code shows much better instruction-level parallelism because it eliminates all branches. In addition, it also allows the better exploration of thread-level parallelism, because it results in large thread execution similarity and good load balance, particularly, considering the example of mapping the filters in the same group to the same GPU thread block.
Compressed DNN Weight Storage (FKW Format)
After FKR, our LR stores the DNN's weights in a novel compact format (called FKW, standing for Filter-Kernel-Weight format). Compared with existing compact data formats (like CSR), FKW is higher-level and results in much less extra structure overhead (i.e., the total size of all index arrays that are used for weights data access). In addition, FKW leverages the pattern information, and stores the kernels with the FKR information that will support later branch-less DNN execution. Other compact data format cannot support this. Figure 10 shows an example. This DNN layer consists of four filters, each with 2, 2, 2, and 3 (after FKR) non-empty kernels, respectively. The two kernels in the first filter (marked as blue) have pattern 1 and 2, corresponding to the input channel 3 and 1, respectively. FKW uses five arrays to represent this DNN layer: offset array, reorder array, index array, stride array, and weight array. The offset array and reorder array store filter-level information, index array and stride array store kernel-level, and the weight array stores actual weights.
More specifically, the offset array stores the offset of each filter (in terms of the number of non-empty kernels). In Figure 10 , the offset of filter 0 is 0, and the offset of filter 1 is 2 because there are two kernels in filter 0, and so on. The reorder array shows the reorder information that is used for accumulating the computation output to the correct output channel. In Figure 10 , the reorder array tells us that filter 2 and filter 3 have been switched and their computation results should also be switched to the corresponding output channel. The index array represents the corresponding input channel for each non-empty kernel. In Figure 10 , kernel 1 in filter 0 corresponds to the input channel 3, and kernel 2 corresponds to the input channel 1. So, the first two elements in the index array are 3 and 1, respectively. The stride array denotes the number of kernels in each pattern within the same filter. In Figure 10 , the filter 0 has the stride array values 0, 1, and 2, denoting that the filter 0 has 1 kernel with pattern 1 (1 = 1 − 0), and 1 kernel with pattern 2 (1 = 2 − 1). In this example, each kernel has four (non-zero) weights, so each filter has 8, 8, 8, and 12 weights (after FKR), respectively.
Load Redundancy Elimination (LRE)
As discussed before, irregular memory access (in the form of array indirection) is also a major cause of inefficient execution of weight pruned DNNs. PatDNN uses two techniques to address this issue: (1) a conventional input tiling to improve the cache performance; and (2) the optimized code generation with the help of the pre-defined pattern information. The first one, specifically the determination of the optimal tiling size will be introduced in Section 5.5. This section focuses on the second, specifically, introducing our novel redundant register load elimination optimization applied in code generation procedure.
Our key insight is: in DNN execution, such as a convolution operation, the data access pattern of the input and output is decided by the (none-zero elements) patterns of kernels that are already known after training. Therefore, it is possible to generate the optimized data access code with this information for each pattern of kernels and call them dynamically during the DNN execution. The generated codes consist of all statically determined data access instructions for the kernel-level computation with a careful instruction reorganization to 1) eliminate all indirect memory accesses; and 2) eliminate all redundant register load operations. The elimination of all indirect memory accesses is relatively straightforward, because in all data access instructions, the index of input data can be directly calculated from kernel pattern. We next explain two novel register-level load redundancy elimination methods in details. Figure 11 illustrates both register-level load redundancy eliminations: the left one is within each kernel, and the right one is among multiple kernels. Within each kernel, the load redundancy is caused by the convolution operation. In the example (shown on the left part of Figure 11 ), the kernel value 1 requires the elements in the first two rows of the input matrix while value 2 requires the second and third rows. The elements in the second row [7, 8, 9, 10] are loaded twice (from cache to register). PatDNN eliminates this load redundancy by explicitly reusing the (SIMD) registers that already hold the required data (like the second row in the above example).
Load Redundancy Elimination-kernel Level
Multiple kernels on the same position of different filters may share the same pattern and input channel. The input data required by these kernels are exactly identical. The right-hand side of Figure 11 shows a concrete example. If the computation of these filters on identical data is packed together, the possible redundant load of this input can be eliminated. PatDNN explores this optimization when it generates the optimized memory access code. The FKR organizes the kernels (in different filters) with identical patterns together. Together with a filter-level (or output channel) loop unrolling when processing these kernels, the redundant register load is eliminated. Figure 7 (+LRE) shows an example of this unrolling code.
It is worth noting that the above two redundancy elimination opportunities are more straightforward to exploit for dense models where the memory accesses of kernel weights are continuous and the data reuse pattern is periodically repeated. However, it is very challenging (or even not possible) to exploit for pruned sparse models with irregular memory accesses, because it is hard to detect the data reuse pattern (or the data reuse pattern does not even exist). Our patternbased pruning can preserve the data reuse patterns and help the compiler to detect them, thus re-enabling these two kinds of register-level load redundancy elimination.
Parameter Auto-tuning
Many configuration parameters require careful tuning to guarantee the performance of the generated execution code. However, manual tuning is tedious, and hard to yield the optimal code. Therefore, PatDNN also includes an auto-tuning component for selecting the best execution configuration.
It consists of two parts: first, an explorer model based on Genetic Algorithm to generate the configuration exploration space; and second, an performance estimation model created from our historical data to predict the possible best configuration and performance for a given hardware. Compared with the simulated annealing in TVM, our explorer model supports better parallelism because it allows the initialization of an arbitrary number of chromosomes to start the search. For a typical (large-scale) DNN like VGG-16, our exploration can complete in 3-5ms. During the exploration, history data is also collected for training the performance estimator (based on Multilayer Perceptron and least square regression loss). The advantage of this approach is that when deploying PatDNN on a new platform, it can give a quick prediction of the optimal configuration parameters as well as the possible execution time. In addition, these tuning parameters are crucial to the performance of our PatDNN execution, thus need to be carefully tuned by our auto-tuning module including: data placement configurations on GPU, tiling sizes, loop permutations, and loop unrolling factors.
Evaluation
This section evaluates the execution performance of PatDNN by comparing it with three state-of-the-art DNN inference acceleration frameworks, TFLite [10] , TVM [5] , and MNN [1] . All major optimizations of these frameworks (and our PatDNN) are summarized in Table 1 . modern mobile devices is possible with PatDNN. Specifically, the evaluation has five objectives: (1) demonstrating that PatDNN outperforms existing state-of-the-art DNN frameworks without any accuracy compromise; (2) studying the performance effect of our key compiler optimizations and explaining the reasons for performance improvement; (3) further confirming the performance of PatDNN by comparing its pure GFLOPS with our optimized dense baseline; (4) showing that PatDNN performs similarly on different mobile platforms, i.e., PatDNN has a good portability; and (5) unveiling the impact of pattern count selections on both the accuracy and performance. DNNs and Datasets: PatDNN is evaluated on three mainstream DNNs, VGG-16 (VGG), ResNet-50 (RNT), and MobileNet-V2 (MBNT). They are trained on two datasets, ImageNet and CIFAR-10. Table 5 characterizes these trained DNNs. Some information is omitted due to the space constraint, e.g., a uniform CONV pruning rate for VGG and RNT is 8×, and 4.4×, respectively (with uniform 3.6× connectivity pruning rate). VGG has 13 CONV layers, and 5 of them have identical structures to others. Figure 13 . Speedup of opt/no-opt on each unique CONV layer. Figure 12 shows the overall CPU and GPU performance of PatDNN compared to TFLite, TVM, MNN on all six trained DNNs. PatDNN outperforms all other frameworks for all cases. On CPU, PatDNN achieves 12.3× to 44.5× speedup over TFLite, 2.4× to 5.1× over TVM, and 1.9× to 7.1× over MNN, respectively. On GPU, PatDNN achieves 2.5× to 20×, 2.8× to 11.4×, and 1.6× to 6.2× speedup over TFLite, TVM, and MNN, respectively 3 . For the largest DNN (VGG) and largest data set (ImageNet), PatDNN completes CONV layers on a single input within 18.9 ms on GPU. Even including the other rest layers (like FC), PatDNN can still meet the realtime requirement (usually 30 frames/sec, i.e., 33 ms/frame).
Overall Performance
PatDNN outperforms other frameworks because of two major reasons. First, its dense version is already 1.1× to 1.6× faster than TVM and MNN on mobile platforms because of some extra optimizations (as shown in Table 1 ). Figure 17 (a) shows that PatDNN's dense version is faster than MNN on VGG, our largest DNN. Second, the pattern-based pruning reduces the overall computation by 3× to 8×. Such computation reduction unfortunately cannot transfer to performance gains directly. We confirmed this by implementing an optimized sparse matrix version of PatDNN based on CSR [11] , which shows almost the same speed to PatDNN's dense version. However, the subsequent compiler-level optimizations (filter kernel reorder, load redundancy elimination, autotuning, and compressed weight storage) successfully convert this computation reduction into real performance gains. We conduct a more detailed study on these optimizations in the next Section, and Figure 13 shows a break-down of these optimizationsâĂŹ contributions. Figures 14 to 16 Figure 16 . Extra data structure overhead: FKW over CSR on unique VGG CONV layers with different pruning rates.
Optimization Evaluation
This section studies the effect of our key compiler optimizations and shows that our PatDNN's good performance mainly comes from these pattern-enabled optimizations. This part also compares the extra structure overhead between FKW and CSR. Constrained by space, we only report the results of VGG, our most complex DNN, on the most widely accepted dataset (ImageNet). Experiments on other DNNs and datasets show the same trend. The rest parts also use VGG on ImageNet as a representative example. Figure 13 reports the speedup of the versions with optimizations over the version without any optimization on each unique CONV layer of VGG on CPU and GPU, respectively. On CPU, reorder brings 1.6× to 3.0× speedup, load redundancy eliminations bring additional 1.6× to 2.8× speedup, and parameter tuning brings additional 1.2× to 1.9× speedup. On GPU, these numbers are 2.7× to 6.1×, 1.5× to 3.3× and 1.4× to 3.8×. It is interesting that FKR brings more benefits on GPU than on CPU, because GPU's performance is more sensitive to the thread divergence and load balance due to its massive parallel nature. We next study why these optimizations work. Filter Kernel Reorder: Figure 14 (a) reports the filter length distribution of VGG L4 before and after FKR. Before reorder, the filters with varied lengths are distributed randomly, resulting in significant load imbalance if assigning them to different threads. After reorder, the filters are grouped into three groups, and the filters within each group have identical lengths. Each group could be executed by CPU threads simultaneously, or mapped to the same GPU thread block. Load Redundant Elimination: Figure 14 (b) reports the register load counts before and after LRE for each unique CONV of VGG. It shows that our register LRE can significantly reduce the number of register loads. Note that even if register load has lower latency than cache or memory load, the memory/cache performance has nevertheless been aggressively optimized by conventional tiling. Thus, the significant performance gains must have been achieved with the reduced number of register loads. Auto-tuning: Figure 15 reports the CPU performance (in GFLOPS) of each unique VGG CONV layer with varied loop permutations, and with or w/o blocking on ImageNet and CIFAR-10, respectively. It shows that different inputs and layers may require different configurations. Proper tuning will bring significant benefits. Constrained by space, we omit the GPU results and tuning results about GPU data placement. Compressed Weight Storage: Figure 16 shows the extra data structure overhead (i.e., the size of data structures other than weights) of FKW over CSR on each unique VGG CONV layer with three kinds of pruning rates, 18×, 12×, and 8× respectively. For each one, FKW saves 93.4%, 91.6%, and 87.9% extra data structure overhead over CSR in total, resulting in 46.7%, 45.8%, and 43.9% overall storage space saving.
PatDNN Performance Analysis in GFLOPS
To further analyze the performance of PatDNN, this part compares its pure GFLOPS with our dense implementation. To conduct an apple-to-apple comparison, we turn off the Winograd optimization that transforms the convolution operation to matrix-multiplication for a trade-off between the computation reduction and operation conversion overhead. Figure 17 (a) shows that our dense version can serve as an optimized baseline, because it is even faster than MNN. Figure 17 (b) shows that our pattern-based (sparse) PatDNN achieves comparable GFLOPS to our optimized dense baseline on CPU, and outperforms it on GPU. It implies that the 1 memory performance of PatDNN is comparable to the dense baseline on CPU and even better than it on GPU. This benefits from our model compression and memory load (and register load) reductions. Without pattern-based pruning, the input, output, and DNN model compete for the limited memory/cache resource; after pruning, only the input and output compete for it. PatDNN also reduces the overall computation; thus, it significantly outperforms all other mobile frameworks. We cannot achieve this performance without our pattern-based design, and our other sparse implementation with conventional sparse matrix optimizations can only get either comparable or even slower speed than other mobile frameworks.
Portability Study
PatDNN is also evaluated on two other platforms to confirm its portability. Figure 18 shows the result. On these platforms, PatDNN also outperforms other frameworks. Particularly, other frameworks run much slower on Magic 2 than on Snapdragon 855; however, PatDNN performs more stably. This is because our pattern-based pruning leads to fewer computations and fewer memory accesses thus reducing the memory bandwidth pressure. Table 7 reports the impact of the pattern count selection on both the accuracy and execution time, under 3.6× uniform connectivity pruning rate. As increasing pattern counts, the accuracy increases slightly, however, the performance drops quickly. Our evaluation selects 8 patterns that result in ideal performance with a negligible accuracy loss.
Impact of Pattern Counts
Discussion
Generality: The techniques proposed in PatDNN are general enough to be applied to other platforms. Compared to laptops or servers, mobile platforms are more resourceconstrained, making it is more challenging to achieve realtime execution. However, the need for real-time DNN execution is crucial due to many important mobile applications. In fact, in addition to the mobile platforms in our paper, we also tested PatDNN on the latest Raspberry Pi 4 platform. It shows a similar speedup over other frameworks like TVM. We believe that it is a promising research direction to improve PatDNN's portability by incorporating it with TVM that emphasizes the DNN execution on varied computing devices. Dense vs. Sparse DNNs: General end-to-end DNN inference accleration frameworks like TFLite, TVM, and MNN do not support sparse DNN execution. If we simply add sparse DNN support with random pruning and general compression storage (like CSR) to these frameworks, it is expected that their speed cannot be improved significantly as shown in the results of PatDNN's CSR implementation. Although there is potential to improve the performance with coarse-grained structured pruning (that prunes whole filters/channels), the accuracy will be obviously degraded as we discussed before. From this perspective, PatDNN opens a new door to accelerate DNN execution with a compression/compileroptimization co-design. With such co-design, sparse (or compressed) DNN execution becomes a more promising solution in resource-constraint environments than dense DNN.
Conclusion
This paper presents PatDNN, an end-to-end framework to achieve real-time DNN execution on mobile devices. PatDNN consists of two stages, a pattern-based pruning stage based on extended ADMM solution framework, and an optimized execution code generation stage including a high-level, finegrained DNN layerwise representation and a set of architectureaware optimizations. This design allows PatDNN to benefit from both high accuracy and hardware efficiency. Our evaluation results demonstrate that PatDNN outperforms other state-of-the-art end-to-end DNN execution frameworks with up to 44.5× speedup and no accuracy compromise, and achieves real-time execution of large-scale DNNs on mobile devices.
